PYQ Vault

Outputs Y1, Y2, Y3 of a four-input logic circuit when some inputs are changed to zero

The same question, asked 2 times: 9 May 2023 S1*, 15 Apr 2026 S2. Every wording below, oldest first.

Try each one first, then open its answer.

  1. Question 1

    9 May 2023 S1

    20
    In the logic circuit diagram, when all the four inputs A, B, C, D are one, the outputs Y1,Y2,Y3Y_1, Y_2, Y_3 are respectively (1,1,0)(1,1,0). When all the inputs A, B, C, D are changed to 'zero', the outputs Y1,Y2,Y3Y_1, Y_2, Y_3 respectively change to

    Tap an option to check your answer.

  2. Question 2

    15 Apr 2026 S2

    148
    In the logic circuit diagram, when all the four inputs, A, B, C, D are 'one' the outputs Y1,Y2,Y3Y_1, Y_2, Y_3 are respectively (1, 1, 0). When the inputs A and C are changed to zero and B and D are still 'one', then the outputs Y1,Y2,Y3Y_1, Y_2, Y_3 are respectively change to

    Tap an option to check your answer.